Initial commit
All checks were successful
KiBot CI / test (push) Successful in 49s

This commit is contained in:
2026-03-10 23:04:58 +00:00
commit 862bd3b95f
70 changed files with 9502 additions and 0 deletions

11
notes/assembly_notes.txt Normal file
View File

@@ -0,0 +1,11 @@
ASSEMBLY NOTES (UNLESS OTHERWISE SPECIFIED)
1) DO NOT POPULATE COMPONENTS ARE MARKED WITH A RED CROSS
2) DO NOT POPULATE COMPONENTS ARE NOT PRESENT IN THE BOM
3) IF CONFLICTING INFORMATION IS FOUND BETWEEN THE ASSEMBLY
FILE AND BOM, BOM SHOULD BE USED AS THE MAIN SOURCE.
4) DOT IDENTIFIES PIN #1 LOCATION AND DEVICE ORIENTATION
WHEN VIEWED FROM THE TOP.

View File

@@ -0,0 +1,62 @@
FABRICATION NOTES (UNLESS OTHERWISE SPECIFIED)
1) FABRICATE PER IPC-6012A CLASS 2.
2) OUTLINE DEFINED IN SEPARATE GERBER FILE WITH
"Edge_Cuts.GBR" SUFFIX.
3) SEE SEPARATE DRILL FILES WITH ".DRL" SUFFIX
FOR HOLE LOCATIONS.
SELECTED HOLE LOCATIONS SHOWN ON THIS DRAWING
FOR REFERENCE ONLY.
4) SURFACE FINISH: ${pcb_finish_cap}
5) SOLDERMASK ON BOTH SIDES OF THE BOARD SHALL
BE LPI, COLOR ${solder_mask_color_text_cap}.
6) SILK SCREEN LEGEND TO BE APPLIED PER LAYER
STACKUP USING ${silk_screen_color_text_cap} NON-CONDUCTIVE EPOXY INK.
7) ALL VIAS ARE TENTED ON BOTH SIDES UNLESS
SOLDERMASK OPENED IN GERBER.
8) RESERVED
9) PCB MATERIAL REQUIREMENTS:
A. FLAMMABILITY RATING MUST MEET OR EXCEED
UL94V-0 REQUIREMENTS.
B. Tg 135 C OR EQUIVALENT.
10) DESIGN GEOMETRY MINIMUM FEATURE SIZES:
BOARD SIZE ${bb_w_mm} × ${bb_h_mm} mm
BOARD THICKNESS ${thickness_mm} mm
TRACE WIDTH ${track_mm} mm
TRACE TO TRACE ${clearance_mm} mm
MIN. HOLE (PTH) ${drill_pth_real_mm} mm
MIN. HOLE (NPTH) ${drill_npth_real_mm} mm
ANNULAR RING ${oar_mm} mm
COPPER TO HOLE ${c2h_mm} mm
COPPER TO EDGE ${c2e_mm} mm
HOLE TO HOLE ${h2h_mm} mm
11) ALL DIMENSIONS ARE IN MILLIMETERS UNLESS OTHERWISE
SPECIFIED.
12) FOR REFERENCE ONLY THE STACKUP CORRESPONDS TO JLCPCB
STACKUP JLC04161H-7628.
#?stackup and impedance_controlled
#?stackup and impedance_controlled
13) REFER TO IMPEDANCE TABLE FOR IMPEDANCE CONTROL REQUIREMENTS.
#?stackup and impedance_controlled
THE SUPPLIED ARTWORK MAY OR MAY NOT CONTAIN THE SPECIFIED
#?stackup and impedance_controlled
TRACE GEOMETRIES ON EVERY LAYERS SPECIFIED.
#?stackup and impedance_controlled
#?stackup and impedance_controlled
14) CONFIRM SPACE WIDTHS AND SPACINGS.

View File

@@ -0,0 +1,4 @@
Layer, Ref1, Ref2, Type, Impedance, Width, Space, Tolerance
L1, AIR, L2, SE, 50, 0.349, -----, 10%
L1, AIR, L2, DIFF, 90, 0.286, 0.203, 10%
L1, AIR, L2, DIFF, 100, 0.221, 0.203, 10%

View File

@@ -0,0 +1 @@
Unless otherwise specified, components Values are in ohms, µF, and µH.